We report on the recent progress in electronic applications using III-V nanowires (NWs) on Si substrates using the selective-area growth method. This method could align vertical III-V NWs on Si under specific growth conditions. Detailed studies of the III-V NW/Si heterointerface showed the possibility of achieving coherent growth regardless of misfit dislocations in the III-V/Si heterojunction. The vertical III-V NWs grown using selective-area growth were utilized for high performance vertical field-effect transistors (FETs). Furthermore, III-V NW/Si heterointerfaces with fewer misfit dislocations provided us with a unique band discontinuity with a new functionality that can be used for the application of tunnel diodes and tunnel FETs. These demonstrations could open the door to a new approach for creating low power switches using III-V NWs as building-blocks of future nanometre-scaled electronic circuits on Si platforms.
Introduction
III-V compound semiconductor nanowires (NWs) have attracted a lot of attention as building blocks for future electronic and optical devices [1] [2] [3] [4] [5] [6] . InAs and InGaAs NWs are especially promising channel materials for nextgeneration field-effect transistors (FETs), because these III-V NWs have a lower electron effective mass and higher electron mobility, and their NW geometries are feasible for use in surrounding-gate architecture, in which all the surfaces around the NW are wrapped by gate metal. These III-V NWs can enhance the ON-state current under a lower supply voltage, and the surrounding-gate structure suppresses the OFF-state Content from this work may be used under the terms of the Creative Commons Attribution 3.0 licence. Any further distribution of this work must maintain attribution to the author(s) and the title of the work, journal citation and DOI. leakage current as compared to that of Si metal-oxidesemiconductor FETs (MOSFETs) and Si fin FETs. The recent studies on III-Vs as alternative channels for future FETs have been exceedingly common in the field of Si complementary MOS (CMOS) technologies [7] [8] [9] . However, the vertical III-V NWs on Si substrates as alternative channel materials have not been aggressively investigated using the bottom-up growth approach [10] [11] [12] [13] [14] [15] , because the channelformation technique had some difficulties in suppressing formation of crystal defects due to mismatches such as lattice constants and polarity. Mismatches in the lattice constant and thermal expansion coefficients form defects such as misfit and threading dislocations. The mismatches in polarity between polar III-V NWs and non-polar Si randomize the growth direction along an equivalent orientation and forms anti-phase defects.
Recent progress in the heteroepitaxy of III-V NWs on Si such as metal-catalysed [16] , self-catalysed vapour-liquidsolid (VLS) [17] , and selective-area growth [18] have been solving these problems due to their nanometre-scale footprints. Since Märtensson's pioneering works in 2004 [19] , the heteroepitaxy of As/P/Sb-related III-V NWs on Si has been increasing. In 2011, we summarized the progress in the heteroepitaxy of III-V NWs on Si at that time, which mainly focused on selective-area growth and their device applications [20] . Topics concerning the III-V NWs on Si are attracting much attention today. Most of the reports have focused on the synthesis of the NWs on Si. So far, the growth of GaAs [21-24, 29-38, 53-62, 82-98, 118, 119, 126, 129] , InP [49-52, 76-80, 108-112, 122, 123] , InAs [10-12, 14, 15, 25-27, 39-47, 68-70, 73, 99-101, 124, 126, 130, 142, 144] , InSb [117] , and ternary alloys such as InGaAs [13, 48, 71-75, 102-107, 120, 121, 139] , GaAsP [81, 114, 115] , InAsP [113] and GaAsSb or InGaSb [116, 125] NWs on Si have been reported, and these NWs were grown by using metal-catalysed VLS [23, 24, 30, 31, 49-51, 55, 62, 65-67, 70, 77, 79, 81, 83, 104, 106, 109, 111, 112, 127-129] , self-catalysed VLS [21, 22, 27-29, 32-38, 40, 41, 43-46, 50, 53, 54, 57-61, 63, 64, 71, 74, 78,80, 82, 85, 86, 88-94, 96-98, 103, 105, 107, 108, 110, 113-119, 123-126] , and catalyst-free selective-area growth [25, 26, 39, 47, 56, 68, 69, 72, 73, 75, 84, 87, 95, 99-102, 120-122, 142, 144] . The most interesting phenomenon of the nanometre-scaled epitaxy is suppression of misfit and threading dislocations, because the nanometrescaled footprints moderately relax the lattice mismatches. For the selective-area growth, the formation of misfit dislocations in the III-V NWs on a Si substrate have been systematically characterized as a function of the NW diameter [130] . Also, the mask layer eliminates the propagation of threading dislocations inside the grown NW material.
The device applications can be divided into two categories: simple integration and fusion of III-V NWs with Si as a new heterointerface. Basic electronic and optical devices such as light-emitting diodes (LEDs) [34] and vertical FETs [10-15, 47, 75, 102] on Si have been reported as the simple integration, and high performance devices such as high-electron mobility transistors (HEMTs) [75, 102] have been demonstrated on Si substrates. In the fusion of III-V NWs with Si, heterojunctions of III-V/Si with fewer dislocations present a unique band discontinuity across the III-V NW/Si heterojunction. Electronic and optoelectronic devices using III-V NW/Si heterojunctions such as tunnel diodes [42, 73, 121, 144] , and tunnel FETs (TFETs) [39, 68, 120, 130, 142, 144] have been demonstrated.
We are now reporting on our recent progress in the heteroepitaxy of III-V NWs on Si, specifically focusing on the details on the selective-area growth of vertical InGaAs NWs on Si and Zn-doped InAs NWs on Si substrates, and our demonstration of electronic devices such as vertical FETs, tunnel diodes, and TFETs using III-V NWs on Si and III-V NW/Si heterojunctions formed using selective-area MOVPE.
Selective-area growth of vertical InGaAs NWs on Si
The formation of a (1 1 1)B-oriented surface on a Si surface is important for aligning vertical III-V NWs on Si because almost all of the III-V NWs grow preferentially along the 1 1 1 direction. The (1 1 1)B-oriented surfaces on a Si(1 1 1) surface are the group-V incorporated Si(1 1 1) and group-III terminated Si(1 1 1) surfaces [131, 132] . These (1 1 1)B-oriented surfaces should be formed just before the growth of III-V NWs. The selective-area growth of III-V NWs on Si requires stricter conditions, since the surface area for NW growth is restricted to within the nanometre-scaled region. Moreover, the coexistence of the (1 1 1)B-and (1 1 1)A-oriented surfaces in the selective-area growth forms hillock structures instead of forming anti-phase defects. This growth behaviour can be prominently observed in the case of the selective-area growth of vertical InGaAs NWs on Si. We recently reported on how to align the vertical InGaAs NWs on Si substrates [75] . However, the detailed characterization of the InGaAs NWs on Si by using selective-area growth has not yet been reported on. In this section, we focus on the details of this selective-area growth.
InGaAs is widely used in high performance electronic devices such as planar HEMTs and optical devices used for infra-red lasers and passive devices such as APDs because of its band-gap engineering with In/Ga ratio variation. Once the heterogeneous integration of vertical InGaAs NWs is achieved on Si substrates, the possibility of NWs for the device applications briefly mentioned above will become reality. For example, the Fermi levels within the InGaAs NWs can be changed based on the composition of the In atoms [133] . This means that Schottky barrier height can be controlled by the composition. In addition, the InGaAs NWs are expected to be used in tandem-type solar cells because their nanometrescaled cross-section would release interface strain and thus avoid introduction of misfit dislocations between the III-V/Ge interfaces. They also can be used for a wide range of wavelength charged-coupled devices (CCDs) in tandem with Si-based CCDs. Therefore, InGaAs NWs on Si would be better material systems because their one-dimensional structure and nanometre-scaled footprint can easily accommodate any lattice mismatches regardless of misfit dislocations. We investigate the epitaxial technique for aligning InGaAs NWs on Si the growth directions and positions for these applications to take full advantage of selective-area growth.
The growth conditions for the selective-area growth of vertical InGaAs NWs on Si(1 1 1) are slightly different from those for vertical InAs and GaAs NWs on Si. The low-temperature surface cleaning using AsH 3 at 400
• C and using the flow-rate modulation epitaxy (FME) mode were effective for forming a (1 1 1)B-oriented surface and aligning vertical InAs NWs on Si(1 1 1) for the selective-area growth of InAs NWs on Si [131] . The low-temperature surface cleaning effectively forms an As-incorporated Si surface that corresponds to the (1 1 1)B-oriented surface. The FME mode terminates the Si dangling bond and the incorporated As atoms by using the In atoms. In addition, the low-temperature surface cleaning by AsH 3 and the low-temperature buffer GaAs growth • C and low-temperature (LT) InGaAs growth, (c) AsH 3 surface treatment at 400
• C and flow-rate modulation epitaxy (FME), and representative SEM images of InGaAs grown by using (d) the sequence in (a), (e) the sequence in (b), and (f ) the sequence in (c).
were effective for aligning the vertical GaAs NWs on Si(1 1 1) [132] . The growth condition of the vertical InGaAs NWs on Si is slightly different from that for InAs and GaAs NWs on Si [131, 132] . In the InGaAs case, the bonding-energy difference of Ga-Si and In-Si should be taken into account for the formation of the (1 1 1) • C, and the growth time was 20 min. Figure 1 shows several growth conditions for the InGaAs NWs on a Si substrate by using selective-area growth and a summary of the representative growth results of InGaAs on Si with opening diameters of 100 and 400 nm under each growth condition. We commonly used thermal cleaning at 925
• C in a H 2 ambient for each growth conditions, which is necessary to thermally evaporate the native oxide and to form the Si(1 1 1) 1×1 surface reconstruction. In figure 1 (a), the substrate was cooled to T G = 670
• C in the AsH 3 ambient, and then the InGaAs NW growth was resumed. Figure 1 (b) shows a similar growth sequence to those of the selective-area growth of vertical GaAs NWs on Si [132] . The sequence contains the low-temperature surface cleaning by AsH 3 to form an As-incorporated Si(1 1 1) surface and low-temperature InGaAs growth. Figure 1 (c) follows the growth sequence of the selective-area growth of vertical InAs NWs on Si using the FME mode [131] .
Figure 1(d) shows the representative growth results of the growth sequence shown in figure 1(a). The NW growth yield when d 0 = 100 nm was 87% and the hillock growth yield was 13%. Among the NW growths, the vertical InGaAs NW growth direction percentage was almost 100%. The hillock growth resulted from the co-existence of the (1 1 1)A and (1 1 1)B orientations inside the openings. For d 0 = 400 nm, the faceting growth of non-uniformed hexagons appeared. These results indicate that the (1 1 1)B-oriented surface formation was insufficient when there was a small opening diameter and the As-terminated Si surface was formed during the cooling down process, but the formation of the (1 1 1)A-oriented surface was almost suppressed for the large openings. This implies that the In or Ga atom termination when forming a (1 1 1)B orientation was dominant under this growth sequence. hillocks was 17%, and this percentage was dominant when d 0 = 400 nm. The growth yield of hillocks was almost the same as those shown in figure 1(d), but the percentage of the inclined NW growth was slightly increased, which means a (1 1 1)A-oriented surface formation was facilitated by the growth sequence. This indicates that 70-80% of the openings were changed into a (1 1 1)B-oriented surface during the low-temperature surface cleaning by AsH 3 , and the (1 1 1)A oriented surface was formed during the lowtemperature InGaAs growth. The Ga-In alloy and Si were thought to enhance the thermal reactions and lead desorption. After the desorption, other (1 1 1)A surfaces were formed. The As termination against a dangling bond of Si(1 1 1) occurred during the low-temperature InGaAs growth.
Figure 1(f ) shows the growth results for the growth sequence in figure 1(c) . The percentage of vertical InGaAs NWs was almost 100% when d 0 = 100 nm. However, the diameter and height of the vertical InGaAs NWs were not uniform. In the case of d 0 = 400 nm, all of the grown materials were hillock structures. This indicates that the growth sequence can moderately form a (1 1 1)B-oriented surface and align the vertical InGaAs NWs when there is a small diameter, while the formation of a (1 1 1)B-oriented surface was insufficient and forms hillocks due to the coalescence of multi nuclei on the (1 1 1)A and (1 1 1)B surfaces when there is a large opening diameter. Since the role of the FME mode was to terminate the remaining dangling bond on a Si(1 1 1) surface by using group-III atoms, this mode seemed to be effective enough for terminating the dangling bonds created by In or Ga atoms for small openings. However, the termination when using group-III atoms was insufficient and As termination possibly occurred during the FME mode in case of the large openings.
According to these growth characterizations, the growth sequence in figure 1(a) and the FME in figure 1(c) are effective at forming a (1 1 1)B-oriented surface for aligning vertical InGaAs NWs on a Si(1 1 1) surface with small openings. Thus, the growth sequence was optimized, which is shown in figure 2(a) [20] . In this case, the combination of AsH 3 surface treatment and the FME mode at 670
• C is important for aligning vertical InGaAs NWs on Si. The representative growth results are shown in figure 2(b). The percentage of vertical NW was almost 100%. A (1 1 1)B surface orientation due to the incorporation of group-V atoms and a Si + surface were thought to be formed under the sequence depicted in figure 2(a) .
The yield of the vertical InGaAs NW growth strongly depended on [AsH 3 ] during NW growth in the sequence depicted in figure 2(a). This indicates that the InGaAs NWs nucleation process proceeds well when using a high AsH 3 , and group-III atoms, which adsorbed into Si dangling bonds to form a (1 1 1)Boriented surface, are easily desorbed from the Si surface at higher temperatures, but high As coverage of the In/Gaterminated Si surface suppresses the desorption of the group-III atoms from the In-Si and Ga-Si bonding. For a lower [AsH 3 ], the desorption process for the group-III atoms was enhanced with less As coverage and the NW growth in itself failed eventually suppressed. In addition, the NW growth yield decreased to 1%. Figure 5 (a) depicts a transmission electron microscopy (TEM) image of InGaAs NW with a diameter of 67 nm. The diameter of the InGaAs NW/Si heterointerface was 33 nm. The crystal structure of the InGaAs NW was a zinc-blende structure with many rotational twins. The frequency of the twin was distributed within three monolayers (MLs). Although the InGaAs NW had many rotational twins, no threading dislocation was observed in them. An energy dispersive xray (EDX) line-scan profile showed that the In composition was 70% [75] and there was no diameter dependence [120] . The In composition was higher than that of the In in the vapour phase (63%). This is because the surface diffusion lengths of In atoms on SiO 2 and sidewalls of an InGaAs NW were longer than those of Ga atoms. Then, the number of In adatoms increased in the InGaAs NW growth. The xx direction corresponds to the −1 1 2 direction. The strain was calculated by using the peak-pair finding method [134] . The InGaAs NW/Si heterointerface had periodical misfit dislocations. The periodicity of the misfit dislocations was 41.3±3 Å, which coincide with the calculated values from the lattice mismatch (43.1 Å). The number of dislocations per unit length is possibly decreased as the d 0 decreases. The d 0 dependence of the numbers of misfit dislocations across the III-V NWs/Si heterointerface has been investigated. The results showed that the number of misfit dislocations in the grown III-V NW/Si heterointerface falls appreciably below the calculated numbers from their lattice mismatch as diameter decreases [130] . This helped to predict that coherent growth can be achieved even in highly lattice mismatched systems for smaller diameter with selective-area growth. In fact, coherent growth has been achieved in GaAs NW/Si regardless of the misfit dislocations for d 0 = 19 nm [132] .
Applications of vertical surrounding-gate FETs using III-V NWs on Si
Once vertical III-V NWs can be integrated on a Si substrate using selective-area growth with lithography defined positioning, the grown III-V NWs can be directly be used as III-V channels for vertical surrounding-gate FETs [135] . Si-based CMOS technologies have recently been used to consider the possibility of creating surrounding-gate or gateall-around structures to suppress the off-state leakage current and the III-V materials as alternative channel materials against the strained SiGe channels. These are needed to decrease the power consumption of electronic circuits by decreasing the offstate leakage current and enhancing the on-state current under low bias conditions. Furthermore, the vertical FET structures are expected as building blocks for future three-dimensional large-scale integrated circuit (LSI) chips [136] . Thus, the possibility of using vertical III-V NW channels as alternative channels on Si platforms has attracted a great deal of attention. In addition, these III-V NW channels grown by using selectivearea growth would be used for high-performance back-endon-line (BEOL) transistors as well as for front-end-on-line (FEOL) transistors such as Si-CMOS technologies.
A vertical FET using compound semiconductor NWs was firstly reported by Ng et al in 2004 [137] . As for As/P-related III-V NWs, VLS grown InAs NWs on InAs substrates were first studied for vertical FET applications [138] and InAs NWs wrapped-gate transistors were demonstrated on Si substrates [10] . Vertical surrounding-gate FETs using InAs NWs on Si, which are grown by using the selective-area method, have also been demonstrated [11] . In addition, InGaAs NW channels grown by using selective-area growth were recently achieved on Si substrates [13, 75] .
The details of the device processes for these vertical surrounding-gate FET structures were previously reported [11, 13, 75] . We used a spin-coated low-dielectric insulating layer to isolate the source/gate/drain electrodes and an etchback process using reactive-ion etching (RIE) to fabricate vertical surrounding-gate architecture. Figure 6 summarizes the recent progress made with vertical surrounding-gate FETs using InGaAs NW channels on Si [13, 75, 139] . The device had ten NWs connected in parallel with the drain metal. The measured current was divided by the number of NWs, and the current per NW was normalized by the outer perimeter of the gate metal. Table 1 summarizes the device parameters and performances for each device in figures 6(a)-(c). In figure 6 (a), we first demonstrate characteristics of InGaAs NW FETs that were all doped by Si with a carrier concentration (n) of approximately 1 × 10 18 cm −3 [13] , which is similar to the junction-less transistor [140] . The threshold voltage (V T ) in this vertical FET was −0.37 V and the drain current (I D ) was modulated by the gate voltage (V G ) with a subthreshold slope (SS) of 98 mV/decade. The drain-induced-barrier lowering (DIBL) was 165 mV/V. Next, the InGaAs NW channel was improved in figure 6(b) . In this case, the InGaAs NW comprises Si-doped InGaAs (1 × 10 18 cm −3 ) stacked on undoped InGaAs (5 × 10 16 cm −3 ) and had a diameter of 60 nm [75] . The V T of the FET shifts to positive to 0.18 V due to the reduction of n in the NW-channel region and improves the SS by decreasing the NW capacitance. Then, V T was shifted to 0.18 V. The SS and DIBL were improved to 85 mV/decade and 48 mV/V. Next we optimized the EOT of the InGaAs vertical surrounding-gate FET in figure 6(c) . In this device, the oxide thickness was 4 nm and effect-oxide thickness estimated from the dielectrics was 0.75 nm. We introduced a gate-metal etching process to avoid as much process damage to the gate oxide as possible [139] . Eventually, we achieved moderate switching properties with an SS of 68 mV/decade and a DIBL of 33 mV/V. Through a series of device advances, the quality of the InGaAs/HfAlO interface was improved and the interface state density (D it ) ranged from 1.8 to 3.8 × 10 12 cm −2 eV −1 with an EOT variation, and the I D was increased to 0.07 mA µm −1 at V DS = 0.50 V. However, the I D for the InGaAs vertical surrounding-gate FETs was much lower than that of a Si-MOSFET. Moreover, further advanced techniques are required for higher I D because future low operation power (LOP) devices that will be required in the year 2026 will require 0.66 mA µm −1 at a supply voltage of 0.54 V [141] . Thus, we need novel techniques such as passivation and ballistic transport for the InGaAs vertical surrounding-gate FET in order to enhance the I D at a lower supply voltage.
We designed the InGaAs-InP-InAlAs-InGaAs coremultishell (CMS) NW [14, 75] Next, we characterized the oxide-thickness dependence of the vertical surrounding-gate FET using InGaAs CMS NWs. figure 6 . Figure 8(a) depicts the transfer curves at V DS = 0.50 V with EOT variation. In this characterization, the diameter of the NW was fixed to 100 nm and that of the core-InGaAs NW was fixed to 55 nm. Figure 8(b) shows the EOT dependence of SS and DIBL. We characterized ten devices for each EOT and plotted the averages in figure 8(b) . The SS and DIBL deceased with decreasing EOT: 70 ± 3 mV/decade and 24 ± 4 mV/V were obtained for EOT = 0.75 nm. On the other hand, I D was constant with the EOT variation. This was because the carrier density of the 2DEG was not changed by the difference in EOT. The advantage of using the direct integration of III-V NWs on Si substrates by selective-area growth is that the radial growth mode such as that for the InGaAs-InP-InAlAsInGaAs CMS NW can be distinctly formed around the sidewalls on the NW channel. Moreover, the III-V NW/Si heterojunction forms a large conduction band offset across the III-V NW/Si heterojunction. The band offset is convenient for high mobility channel materials such as InGaAs and InAs, whose channels always lead to a high off-leakage current with a low effective electron mass. In figure 8(a) , the off-state leakage current was surely reduced to 10 pA µm −1 , which was three orders of magnitude lower than that of future LOP transistors (the off-state leakage current is 5 nA µm −1 ). Instead, these III-V/Si heterojunctions tend to possess higher series resistance. The next challenges for the vertical FETs using III-V NW channels are reduction of resistance and demonstration of p-channel FETs.
Applications of tunnel FETs using III-V/Si heterojunction
In addition to the simple integration of vertical III-V NW channels on Si, the heterointerface across III-V NW/Si works as a specific tunnel junction when III-V NWs are grown on Si regardless of any defects such as threading dislocations and anti-phase defects. We have proposed the application of tunnel FETs using the III-V/Si heterojunctions [142] shown in figure 9 , and first demonstrated the vertical tunnel FET using an InAs NW/Si heterojunction as a n-channel switch shown in figure 9(a) [39] . The big goal for the TFET for application in CMOS technologies is to achieve a steep SS of below 60 mV/decade and increase the tunnelling current. In the n-channel vertical TFET using III-V NW/Si heterojunctions, one must consider the series resistances of the device structure, which are (1) contact resistance, (2) channel resistance, and (3) junction resistance, in order to achieve a steeper SS. This is because the SS in a TFET can be expressed as a function of V DS and V G [143] .
(1) Contact resistance. The contact resistance should be lowered as far as possible because it affects the reverse bias. For steep SS switching, the reverse bias should be higher under a small V DS . It is very difficult to decrease the contact resistance for a III-V NW with a small diameter. Thus, enlargement of the contact area was effective for reducing the series resistance, as mentioned in a previous report [142] . In addition, the formation of a Ni/III-V alloy was effective at reducing the contact resistance [144] . (2) Channel resistance. This resistance should be higher to induce a large internal electrical field. Thus, the formation of intrinsic NWs is important. However, III-V NW channels formed using MOVPE intrinsically contain carbon impurities. For example, InAs has a carrier concentration of 10 16 -10 17 cm −3 , which results from the carbon impurity from the metal-organic precursor. It is very difficult to reduce the intrinsic carrier concentration in a very small nanostructure, since a single dopant atom provides a high carrier concentration at an order of 10 17 cm −3 when the diameter of the III-V NW is below 30 nm. We introduced a pulsed-doping technique of p-type impurities during the growth of the III-V NWs to compensate for residual donor impurities, and demonstrated the turn-on voltage shift of TFET using an InAs NW/Si heterojunction by decreasing the intrinsic carrier concentration [130] . In addition, steep SS was achieved in the vertical TFET using an InGaAs NW/Si heterojunction [120] . (3) Junction resistance.
The resistance should be the highest among the other series resistances because a higher junction resistance induces a larger internal electrical field under a lower V G or V DS . However, the III-V/Si heterointerface inherently forms misfit dislocation networks due to the lattice mismatch. The misfit dislocations form defect levels across the III-V/Si heterojunction and a tunnelling transport process occurs through the defect levels, which is called trap-assisted tunnelling (TAT). When the TAT is the dominating process, the SS increases because the tunnelling leakage current is increased. The heterointerface should possess zero misfit dislocations in order to suppress the TAT process, and thus, coherent growth should be achieved with the integration of III-V NWs on Si. The reduction of the crystal growth area was recently proven effective at reducing the number of misfit dislocations across the III-V NW/Si heterointerface, and report on this also predicted the coherent growth mode was able to be achieved by decreasing the diameter of the openings [130] , and reducing the diameter of heterointerface in practical TFETs using InAs NW/Si heterojunctions produced a steep SS turn-on switching with a minimum of 12 mV/decade at room temperature [130, 142] .
We have also demonstrated n-channel vertical TFETs with III-V NW/Si heterojunctions. However, p-channel vertical TFETs with InAs NW/Si heterojunctions have been less investigated [68] . In particular, there has been no report regarding a p-channel TFET with p-type III-V NW/n-type Si heterojunctions like that shown in figure 9(b) . Here we demonstrate the selective-area growth of p-type InAs NWs on Si and the fabrication of vertical TFETs with p-InAs/Si heterojunctions as a p-channel switch.
The substrate was n-type Si(1 1 1) (r = 0.1 cm • C, and a growth time = 7 min. We used diethylzinc (DEZn) for the p-type doping of the InAs NWs. The growth conditions for controlling the InAs NWs followed those in the previous report [131] Figure 10 (a) shows Zn-doped InAs NWs on a Si substrate grown at 540
• C. The diameter of the grown InAs NWs was about 130 nm, which indicates that the lateral overgrowth along the [−1 1 0] directions was enhanced even though there was optimum T G for the InAs NW growth [145] . The rate of the lateral overgrowth was approximately 4.3 nm min −1 . The enhancement of the lateral overgrowth using Zn doping indicates that the nucleation process on the {−1 1 0} side facets of the InAs NWs was increased. This means that the adsorption processes of the In atoms were enhanced due to the Zn atoms because the surface diffusion length of the In atoms shortened due to the Zn. Thus, the supersaturation of the In atoms increased on the {−1 1 0} side facets with the growth of Zn-doped InAs NWs. It should be noted that the desorption process of the As adatoms on the {−1 1 0} facets was not changed by any dopants. Figure 10 (b) depicts the Zn-doped InAs NWs grown at 560
• C. The slightly increased T G (>540
• C) suppressed the lateral overgrowth of the Zn-doped InAs NWs. The lateral overgrowth for the InAs NWs was suppressed under the growth conditions. In this case, the desorption process of the As atoms was enhanced and the adsorption process was decreased under a higher T G .
Next, we formed InAs NWs comprised of a Zn-doped InAs/Zn-pulse doped InAs axial junction. The purpose of the pulsed doping is to create an intrinsic layer by using the compensation effect. After growth of the Zn-pulse doped InAs NW at 540
• C for 5 min, the NW growth was resumed at 560 • C for 10 min using Zn doping to create pseudo-intrinsic InAs/p + -InAs axial junctions on an n-Si substrate. The NW was 70 nm in diameter and 1.2 µm in height. The device processes for the vertical FET structure were the same as in previous reports [130] . We used a single InAs NW for the device. The gate oxide was Hf 0.8 Al 0.2 O with a thickness of 10 nm, and the gate metal was tungsten. The gate length was 150 nm, the drain metal was a Ti-Pt-Au non-alloy Ohmic electrode and the source metal was a Ni-Au electrode. After depositions of the source and drain electrodes, the device was annealed at 330
• C for 5 min in N 2 . Figure 11 shows the transfer curve of the device. The negative V DS was reverse biased in the direction against the Zn-doped InAs/Zn-pulse doped InAs/n-Si junction because the source electrode was grounded. This curve indicates that the tunnelling current from the n-Si to the InAs NW was modulated by the negative V G , which follows the simulation results in I on /I off was about 10 4 at V DS = −0.25 V. I off was increased with increasing V DS , and I on /I off decreased. This was because the Fermi level in the n-Si started to overlap that of the InAs due to the increase in V G at a low V DS . In this case, the tunnelling current is moderately modulated by V G and the switching behaviour appeared, while at a high V DS the Fermi level in the n-Si overlapped that of the InAs, and then the tunnel current itself could be the leakage current. This resulted from the Zn interdiffusion that occurred from the Zn-doped InAs to Zn-pulse doped InAs channel region during the Zn-doped InAs NW growth, and the channel region became p-type InAs. Thus, voltage overlapping occurred in the InAs channel and drain regions under negative V DS . This voltage overlapping due to the interdiffusion also degraded the SS, and thus a steeper SS below 60 mV/decade was not achieved in this case. Although the device currently has degradation in the SS at V DS > −0.50 V, the device is an attractive possibility for higher I on current in the tunnel transport regime. I on was 2 µA µm −1 at V DS = V G = −0.50 V, which is higher than that of a p-channel TFET using a III-V/Si heterojunction [68] . Further optimization of the device structure may be necessary to achieve both a high I on and steep SS turn-on properties.
Summary
We have reviewed the recent progresses made with vertical III-V NWs, specifically the InGaAs and Zn-doped InAs NWs, on Si substrates by using selective-area growth. We also discussed vertical surrounding-gate transistors using III-V NW channels on Si as a first step towards attaining future vertical systems or integrating chips. The use of modulation-doped CMS NWs enhanced the performance of InGaAs NW-based surrounding-gate FETs on Si while maintaining an SS of 70 mV/decade. Finally, we reviewed the recent achievements made using TFETs with III-V NW/Si heterojunctions and discussed the application for p-channel TFETs by using Zn-doped InAs NW/Si heterojunctions for the first time. Our next target is to integrate these highperformance III-V NW surrounding-gate FETs and TFETs based on the III-V NW/Si junctions into a Si-LSI platform and to build low power electronic circuits.
